

APPLICATION  
FOR  
UNITED STATES LETTERS PATENT

TITLE: RECOVERING CLOCK AND FRAME INFORMATION  
FROM DATA STREAM

APPLICANT: REINHARD MÜLLER

CERTIFICATE OF MAILING BY EXPRESS MAIL

Express Mail Label No. EV331655372US

June 24, 2003  
Date of Deposit

## Description

Method for the transmission of a digital data stream and  
data stream receiver for the reception of the digital data  
5 stream

The present invention relates to a method and an apparatus  
for the exchange of digital data, and relates in particular  
to a method for the transmission of a digital data stream,  
10 in which information about a data clock and about at least  
one data frame of the digital data stream is recovered from  
the digital data stream itself.

Conventional methods for the transmission of a digital data  
15 stream require at least three lines per direction for the  
data exchange, i.e. a total of at least six lines in order  
to transmit the data stream including information about a  
data clock and/or the start of data frames. A high number of  
lines disadvantageously requires the provision of a  
20 corresponding number of connection units or connection pins  
on a layout of a data stream receiver and/or a data stream  
transmission unit. For reliable data transmission, it is  
necessary in accordance with conventional methods also to  
provide at least one further line for feeding the data  
25 clock, in addition to a data input line and a data output  
line.

Said data block is necessary, for example, in order to  
synchronize a PLL, to output a data stream in data stream  
30 units or data blocks and to reliably receive corresponding  
data streams.

During a transmission of a digital data stream, the data  
stream is divided into so-called data stream units,  
35 comprising at least one synchronization word and a data  
block with a defined number of data bits. In addition to  
determining the data clock, it is necessary in many areas of

application to determine the start of the data frames and/or the start of data superframes. According to conventional methods for the transmission of a digital data stream, this necessitates further lines and, associated with this, corresponding connection units of a data stream receiver/data stream transmitter. This disadvantageously increases the number of connection units further.

It is an object of the present invention to provide a method for the transmission of a digital data stream in which the disadvantages of the prior art are avoided, and which is capable, in particular, of providing a transmission of a digital data stream in conjunction with recovery of a data clock and information about individual data frames using only two lines.

This object is achieved according to the invention by means of a method specified in Patent Claim 1.

Furthermore, the object is achieved by means of a data stream receiver having the features of Patent Claim 11. Further refinements of the invention emerge from the subclaims.

An essential concept of the invention consists in integrating information about the data clock and/or about at least one data superframe into the digital data stream to be transmitted. Consequently, it is advantageous if the information about a data clock and at least one data frame can be fed via the same lines, so that a ~~minimal~~ minimal number of lines, i.e. a data input line and a data output line, are necessary.

A further advantage of the invention is that the layout of data stream receivers/data stream transmitters becomes simpler to design by virtue of a smaller number of connection units.

Furthermore, it is advantageous that the method according to the invention is self-synchronizing, i.e. there is no need for an external synchronization by means of, for example,  
5 externally predetermined clock or synchronization signals which, under certain circumstances, would have to be fed via separate lines.

The method according to the invention for the transmission  
10 of a digital data stream essentially has the following steps:

a) provision of the digital data stream, which comprises at least one data stream unit, the data stream unit  
15 encompassing:

a1) at least one frame synchronization word having N [sic] frame synchronization bits, and

20 a2) at least one data block having N data bits;

b) reception of the digital data stream in a data stream reception unit;

25 c) detection of the frame synchronization words of successive data stream units of the digital data stream by means of a synchronization bit detection unit;

d) determination of the data clock from a temporal spacing  
30 of the successive frame synchronization words of the digital data stream in a data clock determination unit; and

e) outputting of the data clock in a manner dependent on the temporal spacing of the successive frame synchronization  
35 bits of the digital data stream.

Furthermore, the data stream receiver according to the invention for the reception and processing of a digital data stream essentially has:

5 i) a data stream reception unit for receiving the digital data stream;

ii) a synchronization bit detection unit for detecting the frame synchronization words of successive data blocks of the  
10 digital data stream; and

iii) a data clock determination unit for determining a data clock from a temporal spacing of the successive frame synchronization words of the digital data stream.  
15

Advantageous developments and improvements of the respective subject matter of the invention can be found in the subclaims.

20 In accordance with one preferred development of the present invention, the at least one frame synchronization word of a data stream unit comprises K frame synchronization bits, the K frame synchronization bits advantageously preceding the data bits of the data stream unit.

25 In accordance with a further preferred development of the present invention, a frame start of the at least one data frame is defined by a frame synchronization word when the frame synchronization word is preceded by at least N [sic]  
30 =N+K+1 dummy bits.

In accordance with yet another preferred development of the present invention, the N data bits of each data block are preceded by K=2 frame synchronization bits, i.e. a frame  
35 synchronization word is represented by two frame synchronization bits.

In accordance with yet another preferred development of the present invention, the useful data to be transmitted are introduced into the N data bits of a data stream unit, which follow the synchronization word of the data stream unit. It is expedient that for a DSL3 format and similar formats, a number of  $N = 32$  data bits are provided for the transmission of the useful data.

In accordance with yet another preferred development of the present invention, the at least N [sic]  $=N+K+1$  dummy bits which precede the frame synchronization word are provided as logic ones "1", so that, after a sequence of a number of N dummy bits in a synchronization bit detection unit it is possible to ascertain that a frame start is present.

In accordance with yet another preferred development of the present invention, the data block of the first data stream unit of each data frame contains header data which designate one or a plurality of superframe starts.

In accordance with yet another preferred development of the present invention, the header data contain superframe synchronization bits, the superframe synchronization bits designating respective superframe stops.

In accordance with yet another preferred development of the present invention, the superframe synchronization bits contained in the header data in each case indicate a start of an assigned superframe by logic zeros.

The data stream receiver in accordance with one preferred development of the present invention furthermore has a frame detection unit for detecting a frame start. Starts of individual frames can advantageously be defined in this way.

In accordance with yet another preferred development of the present invention, the data stream receiver furthermore has

a superframe detection unit for detecting a superframe start. In this way, the start of a superframe, i.e. a superframe start, can advantageously be output from the data stream receiver.

5

A further preferred development of the present invention provides an interface module with a data stream receiver for data transmission, in which information about a data clock and about at least one data frame of the digital data stream is recovered from the digital data stream itself.

10

Exemplary embodiments of the invention are illustrated in the drawings and are explained in more detail in the description below. In the drawings:

15

Figure 1 shows a block diagram illustrating the arrangement of individual data frames 101a-101n in respective superframes 106a-106m;

20 Figure 2 shows a block diagram of a data stream receiver in accordance with a preferred exemplary embodiment of the present invention;

Figure 3 shows a flow diagram for elucidating a reception of the digital data stream and the recovery of the data clock and/or the frame start; and

25

Figure 4 shows the construction of a data frame according to the invention.

30

In the figures, identical reference symbols designate identical or functionally identical components or steps.

Figure 1 shows the basic construction of a digital data stream, the data stream being subdivided into superframes 106a-106n, on the one hand, and data frames 101a-101n, on the other hand. The data frames 101a-101n have a structure

35

as will be described below with reference to Figure 4. Figure 1 serves merely as an example for illustrating a possible structure of a digital data stream 100, [lacuna] is received by means of a data stream receiver 200, described  
5 below with reference to Figure 2.

Figure 2 shows a data stream receiver 200 for taking up the digital data stream 100, the data stream receiver 200 outputting, on the one hand, a data clock 102 and, on the  
10 other hand, information about a superframe start 205 and, respectively, a frame start 110.

Furthermore, even though this is not shown in Figure 2, it is possible, of course, for the digital data stream 100  
15 itself to be output again, as a result of which the data stream receiver acts as a data stream transmitter. For the explanation of the method according to the invention for the transmission of the digital data stream 100, it suffices to illustrate the generation of the information about the data  
20 clock 102, the frame start 110 and/or the superframe start 205. As shown in Figure 2, the digital data stream 100 is fed into the data stream receiver 200 to a data stream reception unit 203. By way of example, a signal amplification and a data stream analysis, which are not  
25 essential for understanding the method according to the invention, are carried out in the data stream reception unit.

The digital data stream conditioned in this way is  
30 furthermore fed to a synchronization bit detection unit 201. The synchronization bit detection unit detects frame synchronization words 104, which are contained in each data stream unit 108 in addition to a number of N data bits. Generally, a data block 103 comprises N data bits which  
35 contain the useful data. Preferably, the frame synchronization word 104, also see Figure 4, is constructed from  $K = \text{two}$  frame synchronization bits. After passing



through the synchronization bit detection unit 201, the digital data stream 100 is subsequently fed to a data clock determination unit 202, which determines the data clock using a temporal spacing of the successive frame synchronization words 104 or the successive synchronization bits of the digital data stream 100. A data clock 102 is determined in this way, and is output from the data stream receiver 200.

Furthermore, the data clock determination unit 202 is connected to a frame detection unit 206, which detects a start of a frame, i.e. a frame start 110, by detecting a specified number of dummy bits. In this case, a frame start 110 of the at least one data frame 101 is defined by a frame synchronization word 104 or by synchronization bits in the data stream unit 108 when the frame synchronization word 104 is preceded by at least  $N$  [sic] =  $N+K+1$  dummy bits. In the exemplary embodiment according to the invention, the dummy bits are provided as logic ones "1". A frame start 110 detected in this way is finally output from the frame detection unit 206.

Furthermore, the data clock determination unit 202 is connected to a superframe detection unit 204, which defines the start of one or a plurality of superframes 106, 106a-106m in accordance with the method described below with reference to Figure 4. Information about the start of a superframe, i.e. a superframe start 205, is output from the superframe detection unit 204.

30

Figure 4 shows the structure of an individual data frame 101 contained in the digital data stream 100, in accordance with a preferred exemplary embodiment of the present invention. The data frame 101 has a data frame duration 107 defined between a frame start 110 and a frame end 111. The data frame duration 107 is typically 125  $\mu$ s in a DSL3 format (DSL = digital subscriber line). In the DSL3 format, a data

35

stream unit is composed of frame synchronization word 104, comprising  $K =$  two frame synchronization bits, and  $N =$  data bits. As described above, the synchronization bits are used for clock recovery, i.e. for providing the data clock 102, while the  $N = 32$  remaining bits are data bits, i.e. the  $N = 32$  bits contain the useful data. If the data block to be transmitted for a 125  $\mu$ s data frame 101 is complete, a series of dummy bits are transmitted by means of the digital data stream. In the preferred exemplary embodiment, 35 logic ones follow as dummy bits, and signal that the following synchronization bit 104,  $K = 2$ , corresponds to a frame start 110.

In this way, the frame detection unit 206 shown in the schematic block diagram of Figure 2 determines the frame start 110 of a data frame 101. Furthermore, in accordance with the preferred exemplary embodiment of the present invention, it is possible to transmit additional information, since the first  $N = 32$  data block 103 of the first data stream unit 108 in a data frame 101 has the function of a "header". Additional data are transmitted in the header, the information about multi-/superframe being provided in the exemplary embodiment explained here. Thus, as illustrated in Figure 4(c), after an occurrence of the synchronization word 104, a first superframe synchronization word 109a defines a start of a first superframe 106a, a second superframe synchronization word 109b defines the start of a second superframe 106b, and so on, through to the superframe synchronization word 109m, which defines the start of a superframe 106m. A superframe start 205, determined in the superframe detection unit 204, shown in Figure 2, is defined in this way.

In the preferred exemplary embodiment, a number of 2 to 48 data frames 101a-101n are contained in a superframe 106a-106m.

Figure 4(a) shows a complete data frame 101 with a data frame duration 107, while Figure 4 (b) shows a detail enlargement for illustrating a number of dummy bits provided as logic ones. Figure 4 (d) shows in each case a synchronization word 104, the second synchronization word 104 being identified as a frame start 110 of a data frame 101. Figure 4 (c) is a further detail enlargement of the detail of the digital data stream 100 as shown in Figure 4 (b), the N = 32 data block 103 shown in Figure 4 (c) being provided as a header which provides the above-described information about one or a plurality of superframe starts 205.

The data stream receiver 200 or data stream transmitter according to the invention exhibits bus capability as a data stream interface. With this interface, different devices can transmit their data in a bit-, byte- or frame-interleaved manner. In this case, the header is used by all the devices, while the useful data are present in the above-described mode on the line and are received by the data stream receiver 200. The detected data clock 102 is delimited by the data block 103 of the header + 35 ones as dummy bits with regard to a lower limit, while the upper limit is given only by the technological feasibility.

Although the present invention has been described above using preferred exemplary embodiments, it is not restricted thereto, but rather can be modified in diverse ways.

Moreover, the invention is not restricted to the application possibilities mentioned.